07 07 15 1

Pagina 1

Politecnico di Milano Dipartimento di Elettronica e Informazione prof. Fabrizio Ferrandi Digital Systems Design Methodologies 1 – July 7th 2015 Polimi ID _______ _______________________ Surname _______ __________________ Name _____________________  This is a closed -book examination. You cannot use computers, phones or laptops during the exam.  Paper will be provided, but you should bring and use writing instruments that yield marks dark enough to be read easily. Erasable pens can be used.  Total available time: 1h:45m. Exercise 1 (6 points) _________________________ Exercise 2 (6 points) _________________________ Exercise 3 (9 points) _________________________ Exercise 4 (5 points) _________________________ Exercise 5 (7 points) _________________________ Digital Systems Design Methodologies 1 – July 7th 2015 2 /11 Exercise n. 1 Given the following circuit: 1) Compute the smallest clock period Tmax such that retiming has not to be applied 2) Apply the retiming with T= Tmax-1 Digital Systems Design Methodologies 1 – July 7th 2015 3 /11 Digital Systems Design Methodologies 1 – July 7th 2015 4 /11 Exercise n. 2 Given the following circuit: where the delay of the OR and AND gates is equal to 2, while the delay of the inverters is equal to 1. a) Compute the circuit delay given these values applied to the inputs: A=0, B=1, C=1 b) Check with the proper algorithm if the output OUT is stable at time T=7 Digital Systems Design Methodologies 1 – July 7th 2015 5 /11 Exercise n. 3 Given the following C function: int chemical(int in1, int in2, int in3, int in4) { int t1, t2, t3, t4, t5, t6, t7, t8, t9, t10, t11, t12, t13; t1 = in1 * in1; t2 = in2 * in3; t3 = in3 * in4; t4 = in2 * in4; t5 = in4 * in1; t6 = t1 + t2; t7 = t6 - t3; t8 = t5 - t4; t9 = t8 + t5; t10 = t9 + t5; t11 = t7…