← Indietro
EsameEsame completoTesto d’esame

11 09 2024 E T Silvano

Esame completo di Advanced Computer Architectures per il corso di Computer Engineering presso Politecnico di Milano. Materiale proveniente dall’archivio storico Studwiz e classificato per la consultazione online.

Advanced Computer ArchitecturesEsame completo

Informazioni sul documento

Cosa trovi in questo materiale

Esame completo di Advanced Computer Architectures per il corso di Computer Engineering presso Politecnico di Milano. Materiale proveniente dall’archivio storico Studwiz e classificato per la consultazione online.

Qualità dell’importazione: il testo è stato estratto direttamente dal documento originale.

Contenuti estratti dal documento

Passaggi rappresentativi riconosciuti nelle diverse parti del materiale. Il testo completo resta presente nella pagina per la ricerca, mentre l’anteprima compatta rende più semplice la lettura.

Pagina 1

Surname (COGNOME) Name POLIMI Personal Code Signature Politecnico di Milano, 11 September, 2024 Course on Advanced Computer Architectures Prof. C. Silvano EX1 ( 5 points) EX2 ( 5 points) EX3 ( 5 points) Q1 ( 5 points) Q2 ( 5 points) QUIZZES ( 8 points) TOTAL (33 points) Course on Advanced Computer Architectures – prof. C. Silvano EXAM 11 Sept. 2024 – Please write in CAPITAL LETTERS AND BLACK/BLUE COLORS!!! Page 1 EXERCISE 1 – DEPENDENCY ANALYSIS + TOMASULO (5 points) 1. Let’s consider the following assembly code containing multiple types of intra-loop dependences. Complete the following table by inserting all types of true-data-dependences, anti-dependences and output dependences for each instruction: I# TYPE OF INSTRUCTION ANALYSIS OF DEPENDECES: 1. True data dependence with I# for $Fx 2. Anti-dependence with I# for $Fy 3. Output-dependence with I# for $Fz I0 FOR:LD $F2, A($R1) None I1 FADD $F2, $F2, $F2 True data dependence with I0 for $F2 I2 FADD $F4, $F4, $F0 I3 SD $F2, A($R1) I4 SD $F4, B($R1) I5 ADDUI $R1, $R1, 8 I6 BNE $R1, $R2, FOR Let’s consider the previous assembly code to be executed on a CPU with dynamic scheduling based on TOMASULO algorithm with all cache HITS, a single Common Data Bus and: • 2 RESERV. STATIONS (RS1, RS2) with 2 LOAD/STORE units (LDU1, LDU2) with latency 4 • 2 RESERVATION STATION (RS3, RS4) with 2 FP unit12 (FPU1, FPU2) with latency 3 • 2 RESERVATION STATION (RS5, RS6) with 2 INT_ALU/BR units (ALU1, ALU2) with latency 2 Please complete the following table: INSTRUCTION ISSUE START EXEC WRITE RESULT Hazards Type RSi UNIT FOR:LD $F2, A($R1) 1 2 6 None RS1 LDU1 I1: FADD $F2, $F2, $F2 I2: FADD $F4, $F4, $F0 I3: SD $F2, A($R1) I4: SD $F4, B($R1) I5: ADDUI $R1, $R1, 8 I6: BNE $R1, $R2, FOR Calculate the CPI =…

Anteprima

Prima pagina del documento.

Prima pagina: 11 09 2024 E T Silvano