First midterm exam for Advanced Computer Architectures in the Computer Engineering degree programme at Politecnico di Milano. The document covers: Dipartimento di Elettronica e Informazione Politecnico di Milano 20133 Milano (Italia) Piazza Leonardo da Vinci, 32 Tel. (+39) 02-2399.3400 Fax (+39) 02-2399.3411 High Performance Processors and Systems May 5, 2016 Prof. Donatella Sciuto Name: Surname: ID (matricola): Problem 1
First midterm exam for Advanced Computer Architectures in the Computer Engineering degree programme at Politecnico di Milano. The document covers: Dipartimento di Elettronica e Informazione Politecnico di Milano 20133 Milano (Italia) Piazza Leonardo da Vinci, 32 Tel. (+39) 02-2399.3400 Fax (+39) 02-2399.3411 High Performance Processors and Systems May 5, 2016 Prof. Donatella Sciuto Name: Surname: ID (matricola): Problem 1
Import quality: text was extracted directly from the original document.
Representative passages recognised in different parts of the material. The full extracted text remains available to search, while this compact preview makes the page easier to read.
Dipartimento di Elettronica e Informazione Politecnico di Milano 20133 Milano (Italia) Piazza Leonardo da Vinci, 32 Tel. (+39) 02-2399.3400 Fax (+39) 02-2399.3411 High Performance Processors and Systems May 5, 2016 Prof. Donatella Sciuto Name: Surname: ID (matricola): Problem 1 (15%) Problem 2 (20%) Problem 3 (15%) Question 1 (15%) Question 2 (20%) Question 3 (15%) Total (100%) NOTE: to pass the midterm, a minimum score of 25% is requested by each “section” (section 1: problems, section 2: questions). The overall score to access the second midterm as to be greater or equal to 50% Problem 1 Assume that a given 5 stage pipeline MIPS architecture is working with a clock cycle equal to 2 ns. Using the MIPS code shown below, I1: ADD $s3, $s2, 2 I2: ADD $s5, $s4, $s1 I3: SW $s5, 4($s3) I4: SUB $s7, $s5, $s6 I5: LW $s6, 4($s7) a) Draw the pipeline schema showing all the RAW data conflicts. Solve the conflicts without using rescheduling and path forwarding. b) Reschedule the instructions to reduce the stalls; Draw the pipeline schema showing all the RAW data conflicts. c) The forwarding paths have been included in the pipeline. Draw the pipeline schema showing all the forwarding paths that have to be used to solve the conflicts. Answer a) Show all the RAW data conflicts Istr CK1 CK2 CK3 CK4 CK5 CK6 CK7 CK8 CK9 CK10 CK11 CK12 CK13 I1 IF ID EX MEM WB I2 IF ID EX MEM WB I3 IF ID EX MEM WB I4 IF ID EX MEM WB I5 IF ID EX MEM WB CPU without forwarding Istr CK1 CK2 CK3 CK4 CK5 CK6 CK7 CK8 CK9 CK10 CK11 I1 I2 I3 I4 I5 Istr CK12 CK13 CK14 CK15 CK16 CK17 CK18 CK19 CK20 CK21 CK22 I1 I2 I3 I4 I5 b) Rescheduled code: CPU without forwarding Istr CK1 CK2 CK3 CK4 CK5 CK6 CK7 CK8 CK9 CK10 CK11 I1 I2 I3 I4 I5 Istr CK12 CK13 CK14 CK15 CK16 CK17 CK18 CK19 CK20 CK21 CK22 I1 I2 I3 I4 I5 c) CPU with…
First page of the document.
